Aerohive HiveAP 121

From WikiDevi.Wi-Cat.RU
Jump to navigation Jump to search

Aerohive HiveAP 121
Availability: EoL

Manuf (OEM/ODM): Delta Networks

FCC approval date: 08 June 2012
Country of manuf.: China

Amazon image

ASIN
B009RP6I78 (Flag of the United States.svg, On Amazon, On CCC)

Type: access point

FCC ID: WBV-HIVEAP1X1
IC ID: 7774A-HIVEAP1X1
PCB ID: 2976400301

Power: 12 VDC, 2 A
Connector type: barrel
PoE tag: 802.3af, standard

CPU1: Atheros AR9344 (560 MHz)
FLA1: 128 MiB134,217,728 B <br />1,048,576 Kib <br />131,072 KiB <br />1,024 Mib <br />0.125 GiB <br /> (Hynix H27U1G8F2BTR-BC)
FLA2: 1 MiB1,048,576 B <br />8,192 Kib <br />1,024 KiB <br />8 Mib <br />9.765625e-4 GiB <br /> (Macronix MX25L8006E)
RAM1: 128 MiB134,217,728 B <br />1,048,576 Kib <br />131,072 KiB <br />1,024 Mib <br />0.125 GiB <br /> (Nanya NT5TU32M16DG-AC × 2)

Expansion IFs: USB 2.0
USB ports: 1
Serial: yes, RJ-45

WI1 chip1: Atheros AR9344
WI1 802dot11 protocols: bgn
WI1 MIMO config: 2x2:2
WI1 antenna connector: U.FL
WI2 chip1: Atheros AR9382
WI2 802dot11 protocols: an
WI2 MIMO config: 2x2:2
WI2 antenna connector: U.FL

ETH chip1: Atheros AR9344
ETH chip2: Atheros AR8035-A
LAN speed: 1GbE
LAN ports: 1

abgn

802dot11 OUI: none specified

 FCC ID
Aerohive HiveAP 141WBV-HIVEAP1X1

For a list of all currently documented Atheros (QCA) chipsets with specifications, see Atheros.


802.11n Dual Radio Access Point

Product page
FCC ID also applies to the Aerohive HiveAP 121 (4dBi PCB dipole int. antennas).
The device may use Atheros AR9344 + AR9382.

"2976400301" is silkscreened on the board.

Specification

  • CPU: Atheros AR9344-BC2A @560MHz (WiSoC)
  • Flash (NAND): Hynix H27U1G8F2BTR (128MB)
  • Flash (SPI): Macronix MX25L8006E (1MB)
  • RAM: 2x Nanya NT5TU32M16DG (128MB)
  • WiFi 2.4GHz: Atheros AR9344 (WiSoC)
  • WiFi 5.0GHz: Atheros AR9382
  • Ethernet: Atheros AR8035-A
  • TPM: Atmel SC3204
  • USB: 1x USB 2.0

GPIO

#define HIVEAP_121_GPIO_LED_ORANGE	14
#define HIVEAP_121_GPIO_LED_WHITE	21
#define HIVEAP_121_GPIO_I2C_SCL		12
#define HIVEAP_121_GPIO_I2C_SDA		13
#define HIVEAP_121_GPIO_XLNA0		20
#define HIVEAP_121_GPIO_XLNA1		19
#define HIVEAP_121_GPIO_USB_POWER	15
#define HIVEAP_121_GPIO_BTN_RESET	4
#define HIVEAP_121_KEYS_POLL_INTERVAL	20 /* msecs */
#define HIVEAP_121_KEYS_DEBOUNCE_INTERVAL (3* 
  HIVEAP_121_KEYS_POLL_INTERVAL)
#define HIVEAP_121_MAC_OFFSET		0x90000
#define HIVEAP_121_LAN_PHYADDR		0